

UNITED STATES PATENT AND TRADEMARK OFFICE

UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address: COMMISSIONER FOR PATENTS P.O. Box 1450 Alexandria, Virginia 22313-1450 www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.	
10/669,395	09/24/2003	Yee-Chia Yeo	TSM03-0511	3960	
43859 75	90 07/27/2005		EXAMINER		
SLATER & MATSIL, L.L.P.			GEBREMARIAM, SAMUEL A		
17950 PRESTO DALLAS, TX	ON ROAD, SUITE 1000 75252		ART UNIT PAPER NUMBE		
<i>D1122113</i> , 111	10202		2811		
			DATE MAILED: 07/27/200	5	

Please find below and/or attached an Office communication concerning this application or proceeding.

U.S. Patent and Trademark Office PTOL-326 (Rev. 1-04)	Office Action	Summary	Part of Paper No./Mail D	ate 071705
Attachment(s) 1) Notice of References Cited (PTO-892) 2) Notice of Draftsperson's Patent Drawing 3) Information Disclosure Statement(s) (PTO Paper No(s)/Mail Date		Paper No(s)	ummary (PTO-413) //Mail Date formal Patent Application (PTO-1 	52)
2.☐ Certified copies of the 3.☐ Copies of the certified	priority documents have copies of the priority d nternational Bureau (PC	ve been received in Ap ocuments have been i CT Rule 17.2(a)).	received in this National S	tage
a) ☐ All b) ☐ Some * c) ☐ No			119(a)-(u) 01 (1).	
12) Acknowledgment is made of	a claim for foreign prior	rity under 35 LLS C &	119(a)-(d) or (f)	
11) The oath or declaration is ob	•		•	• •
10) The drawing(s) filed on Applicant may not request that Replacement drawing sheet(s)	_ is/are: a) ☐ accepted any objection to the draw	ing(s) be held in abeyand	ce. See 37 CFR 1.85(a).	2 1 121(d)
Application Papers 9)☐ The specification is objected	to by the Examiner.			
8) Claim(s) are subject t		ction requirement.		
6)⊠ Claim(s) <u>24-58</u> is/are rejecte 7)□ Claim(s) is/are object	ed.		· .	`
4a) Of the above claim(s) 5) ☐ Claim(s) is/are allowe		om consideration.		
4)⊠ Claim(s) <u>24-58</u> is/are pendir	ng in the application.			
Disposition of Claims	,	,	·	
closed in accordance with the		•	• •	Hems is
2a) This action is FINAL.3) Since this application is in c	2b) ☐ This action for allowance a		are procedution as to the	marite is
1) Responsive to communication				
Status				
A SHORTENED STATUTORY PE THE MAILING DATE OF THIS CO - Extensions of time may be available under the after SIX (6) MONTHS from the mailing date of - If the period for reply specified above is less the - If NO period for reply is specified above, the no - Failure to reply within the set or extended perion - Any reply received by the Office later than three earned patent term adjustment. See 37 CFR	DMMUNICATION. be provisions of 37 CFR 1.136(a). of this communication. han thirty (30) days, a reply within naximum statutory period will app iod for reply will, by statute, cause be months after the mailing date	In no event, however, may a rent the statutory minimum of thirty by and will expire SIX (6) MONT the application to become ABA	oply be timely filed (30) days will be considered timely. THS from the mailing date of this com ANDONED (35 U.S.C. § 133).	nmunication.
Period for Reply	EDIOD EOD DEDI VIS	SET TO EVDIDE 2 M	ONTH(e) EDOM	
The MAILING DATE of this				ress
		aminer muel A. Gebremariam	Art Unit	
Office Action Sumn		0/669,395 	YEO ET AL.	
	Ар	plication No.	Applicant(s)	ar

DETAILED ACTION

Claim Rejections - 35 USC § 102

1. The following is a quotation of the appropriate paragraphs of 35 U.S.C. 102 that form the basis for the rejections under this section made in this Office action:

A person shall be entitled to a patent unless -

- (e) the invention was described in a patent granted on an application for patent by another filed in the United States before the invention thereof by the applicant for patent, or on an international application by another who has fulfilled the requirements of paragraphs (1), (2), and (4) of section 371(c) of this title before the invention thereof by the applicant for patent.
- 2. Claims 24, 33, 35-36, 40 and 45-47, are rejected under 35 U.S.C. 102(e) as being anticipated by Inaba et al., US patent No. 6,525,403.

Regarding claim 24, Inaba teaches (fig. 6) a method of forming a multiple-gate transistor, the method comprising: providing a bulk semiconductor substrate (11); forming a semiconductor fin (11a, substrate projection region) in the bulk semiconductor substrate; forming isolation regions (12) on sides of the semiconductor fin (11a); forming a gate dielectric (13) and a gate electrode (14) on a portion of the semiconductor fin, the gate electrode having a bottom surface (portion of the gate resting on 12); and forming a source region (15) and a drain region (16) in the semiconductor fin, the source region having a source-substrate junction (region where source region meets the substrate) and the drain region having a drain-substrate junction (region where drain region meets the substrate), the source-substrate junction or drain-substrate junction being higher than the bottom surface of the gate electrode.

Regarding claim 33, Inaba teaches the entire claimed process of claim 24 above including the semiconductor fin comprises silicon (col. 4, lines 16-29).

Art Unit: 2811

Regarding claim 35, Inaba teaches the entire claimed process of claim 24 above including the gate dielectric (13) is silicon oxide (col. 4, lines 29-33).

Regarding claim 36, Inaba teaches the entire claimed process of claim 24 above including the gate dielectric comprises a high permittivity material. Inaba teaches the gate dielectric material to be silicon oxide. Since silicon oxide has a high permittivity compared to for example metal, Inaba inherently teaches a high permittivity material.

Regarding claim 40, Inaba teaches the entire claimed process of claim 24 above including the gate electrode is polycrystalline silicon.

Regarding claims 45 and 46, Inaba teaches (fig. 6) the entire claimed process of claim 24 above including the multiple gate transistor is a double gate transistor and a triple gate transistor.

Regarding claim 47, Inaba teaches the entire claimed process of claim 24 above including the multiple gate transistor is an omega-gate transistor (fig. 6).

Claim Rejections - 35 USC § 103

- 3. The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:
 - (a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negatived by the manner in which the invention was made.
- 4. Claim 25, 39 and 58 are rejected under 35 U.S.C. 103(a) as being unpatentable over Inaba.

Regarding claims 25, 39 and 58, Inaba teaches substantially the entire claimed method of claim 24 above except explicitly stating that the source-substrate junction and

drain-substrate junction is higher than the bottom surface of the gate electrode by at least 50 and 500 angstroms or the thickness of the dielectric layer is between about 3 and about 100 angstroms.

Parameters such as height and thickness in the art of semiconductor manufacturing process are subject to routine experimentation and optimization to achieve the desired device quality during device fabrication.

It would have been obvious to one of ordinary skill in the art at the time the invention was made to adjust the source-substrate junction, drain-substrate junction and the thickness of the dielectric layer as claimed in order to improve the heat conductivity and minimize current degradation caused by heat due to Joule effect.

5. Claims 26-31 are rejected under 35 U.S.C. 103(a) as being unpatentable over Inaba in view of Park et al. (A 40nm body-tied Finfet (OMEGA MOSFET) using bulk Si wafer, Physica E 19 (2003), pages 6-12).

Regarding claim 26, Inaba teaches substantially the entire claimed method of claim 24 above except explicitly stating forming a mask over the bulk semiconductor substrate; and etching exposed regions of the semiconductor substrate to form the semiconductor fin.

Park teaches (refer to device fabrication section and figs. 5a-5h) performing photolithography process on a bulk semiconductor substrate to form a fin structure (fig. 5(e)) using different masking layers.

Art Unit: 2811

It would have been obvious to one of ordinary skill in the art at the time the invention was made to incorporate the photolithographic process taught by Park in the method of Inaba in order to scale down the device size.

Regarding claim 27, Inaba teaches substantially the entire claimed method of claim 24 above including removing the mask (fig. 5(e)).

Regarding claim 28, Inaba teaches substantially the entire claimed method of claim 24 above including the mask comprises a photoresist.

Since the combined process of Inaba and Park teaches photolithographic process, it inherently teaches a mask layer comprising photoresist.

Regarding claim 29, Inaba teaches substantially the entire claimed method of claim 24 above including silicon oxide as a mask layer (Park, page 8, 2nd col. 1st paragraph).

Regarding claim 30, Inaba teaches substantially the entire claimed method of claim 24 above including strapping the source and drain regions with a conductive material (Park, page 9).

Regarding claim 31, Inaba teaches substantially the entire claimed method of claim 24 above including forming spacers on sides of the gate electrode (park, page 9, 1st paragraph).

6. Claim 32 is rejected under 35 U.S.C. 103(a) as being unpatentable over Inaba in view of Huang US patent No. 5,893,741.

Inaba teaches substantially the entire claimed method of claim 24 above except explicitly stating performing selective epitaxy on the source and drain regions.

Huang teaches forming source and drain regions using selective epitaxial growth in the process of forming FET structure (col. 1, lines 29-40).

Therefore it would have been obvious to one of ordinary skill in the art at the time the invention was made to incorporate the selective epitaxial process taught by Huang in the process of Inaba in order to over come problems associated growing silicon on doped surfaces.

7. Claim 34 is rejected under 35 U.S.C. 103(a) as being unpatentable over Inaba in view of Clark et al. 6,635,909.

Regarding claim 34, Inaba teaches substantially the entire claimed method of claim 24 above except explicitly stating that the fin comprises silicon and germanium.

Clark teaches a fin FET structure where the fin is formed of silicon/germanium layer in the process of forming a strained fin FET device.

It would have been obvious to one of ordinary skill in the art at the time invention was made to substitute the fin layer in the process of Inaba with silicon/germanium as taught by Clark in order to improve carrier mobility that is gained due to the strained silicon/germanium layer.

8. Claims 37-38 are rejected under 35 U.S.C. 103(a) as being unpatentable over Inaba in view of Yu US patent No. 6,342,410.

Regarding claims 37-38, Inaba teaches substantially the entire claimed method of claim 24 above except explicitly stating that the gate dielectric comprises a material selected from the group consisting of lanthanum oxide, aluminum oxide, hafnium oxide,

Art Unit: 2811

hafnium oxynitride, and zirconium oxide, and combinations thereof or the gate dielectric comprises a material with a relative permittivity greater than about 5.

Yu teaches the use of high permittivity gate dielectric material such as aluminum oxide with a dielectric constant of 8 in the process of forming a field effect transistor (col. 4, lines 36-51).

It would have been obvious to one of ordinary skill in the art at the time the invention was made to incorporate the high permittivity material taught by Yu in the process of Inaba in order to minimize charge carrier tunneling through the gate dielectric.

9. Claims 41 and 44 are rejected under 35 U.S.C. 103(a) as being unpatentable over Inaba in view of Yu US patent No. 6,475,890.

Inaba teaches substantially the entire claimed method of claim 24 above except explicitly stating that the gate electrode comprises poly-SiGe or metal.

Yu teaches forming gate material using poly-SiGe or various metals in the process of forming FET device (col. 6, lines 13-21).

It would have been obvious to one of ordinary skill in the art at the time the invention was made to use the gate materials suggested by Yu in the process of Inaba in order to form fin transistor with improved gate conductivity.

10. Claims 42 is rejected under 35 U.S.C. 103(a) as being unpatentable over Inaba in view of Hu et al. US patent No. 6,413,802.

Inaba teaches substantially the entire claimed method of claim 24 above except explicitly stating that the gate electrode comprises a metallic nitride.

Art Unit: 2811

Hu teaches forming a gate material using titanium nitride in the process of forming a fin FET transistor.

It would have been obvious to one of ordinary skill in the art at the time the invention was made to use the gate material suggested by Hu in the process of Inaba in order to adjust the work function the gate.

11. Claim 43 is rejected under 35 U.S.C. 103(a) as being unpatentable over Inaba in view of Muller et al. US patent No. 6,432,829.

Inaba teaches substantially the entire claimed method of claim 24 above except explicitly stating that the gate electrode comprises a metallic silicide.

Muller teaches coating the gates with a silicide layer in the process of forming fin device.

It would have been obvious to one of ordinary skill in the art at the time the invention was made to incorporate the silicide layer taught by Muller in the process of Inaba in order to adjust the work function of the gates.

12. Claims 48, 50-52 and 56 are rejected under 35 U.S.C. 103(a) as being unpatentable over Inaba in view of Yu et al. US patent No. 6,764,884.

Regarding claim 48, Inaba teaches (fig. 6) a method of forming a semiconductor device, the method comprising: providing a silicon substrate (11); etching portions of the silicon substrate to form at least one semiconductor fin (substrate projection region, 11a); forming a gate dielectric layer (13) over the semiconductor fin; forming a gate electrode (14) layer over the gate dielectric layer; etching portions of the gate electrode layer to form a gate electrode, the gate electrode overlying sidewalls and a top surface

Art Unit: 2811

of the semiconductor fin (refer to figs. 6 and 9); and doping the sidewall of the semiconductor fin above the region of material (also refer col. 8, lines 58-67 and col. 9, lines 1-12).

Inaba does not teach forming a region of material adjacent portions of the semiconductor fin not underlying the gate electrode such that a sidewall of the semiconductor fin extends above an upper surface of the region of material.

Although Inaba does not explicitly teach that a material region is not formed adjacent to the fin structure to protect formation of source/drain region, Inaba indicates the formation of source/drain region above the bottom surface of the gate. Furthermore the use of dielectric mask to protect the fin region from source/drain implantation is conventional in the art and also taught by Yu in the fabrication of a finfet structure using spacer regions (410) as shown in fig. 4. In addition it would have been obvious to remove the masking layers after source/drain implantation.

Therefore it would have been obvious to one of ordinary skill in the art at the time the invention was made to incorporate the use of spacer masking as taught by Yu in the process of Inaba in order to protect the region below the source/drain region from ion implantation.

Regarding claim 50, Inaba teaches the entire claimed process of claim 48 above including forming a masking material over the silicon substrate and wherein the step of etching portions of the silicon substrate is performed in alignment with the masking material (col. 8, lines 58-67 and col. 9, lines 1-12).

Regarding claim 51, Inaba teaches the entire claimed process of claim 48 above including removing the masking material after the semiconductor fin is formed (col. 9, lines 1-12).

Regarding claim 52, Inaba teaches the entire claimed process of claim 48 above including the gate dielectric layer and the gate electrode layer are formed over the masking material (col. 8, lines 58-67 and col. 9, lines 1-12).

Regarding claim 55, Inaba teaches the entire claimed process of claim 48 above including forming an isolation region (12) adjacent the semiconductor region.

13. Claims 49 and 53 are rejected under 35 U.S.C. 103(a) as being unpatentable over Inaba, Yu and in view of Clark.

Regarding claims 49 and 53, Inaba teaches substantially the entire claimed method of claim 48 above except explicitly stating forming a region of material comprises depositing a dielectric layer or depositing an oxide material.

It is conventional and also taught by Clark depositing dielectric layer.

It would have been obvious to one of ordinary skill in the art at the time invention was made to deposit the dielectric layer in the process of Inaba as taught by Clark in order to have better coverage. Since an oxide material is a dielectric material, it would have been obvious to one of ordinary skill in the art to deposit an oxide material in the process of Inaba as taught by Clark in order to get better oxide coverage.

14. Claim 54 is rejected under 35 U.S.C. 103(a) as being unpatentable over Inaba, Yu et al. in view of Yu US patent No. 6,342,410.

Inaba teaches substantially the entire claimed method of claim 48 above except explicitly stating that the gate dielectric comprises a material with a relative permittivity greater than about 5.

Yu teaches the use of high permittivity gate dielectric material such as aluminum oxide with a dielectric constant of 8 in the process of forming a field effect transistor (col. 4, lines 36-51).

It would have been obvious to one of ordinary skill in the art at the time the invention was made to incorporate the permittivity material taught by Yu in the process of Inaba in order to minimize charge carrier tunneling through the gate dielectric.

Response to Arguments

15. Applicant's arguments filed 5/15/05 have been fully considered but they are not persuasive. Applicant argues while the figures seem to illustrate the original limitation of the clause of the original claim 24, Inaba does not make any teaching of how the source and drain could be formed above the bottom surface of the gate electrode. Claim 24, only states "the source region having a source-substrate junction and the drain region having a drain-substrate junction, the source-substrate junction or drain-substrate junction being higher than the bottom surface of the gate electrode". No specific or special process is claimed to make the claimed invention unique. Clearly shown in figure 6 of Inaba, the claimed limitation of source region having a source-substrate junction (region where source regions meets the substrate) and the drain region having a drain-substrate junction (region where source regions meets the substrate), the

source-substrate junction or drain-substrate junction being higher than the bottom surface of the gate electrode.

Conclusion

16. Applicant's amendment necessitated the new ground(s) of rejection presented in this Office action. Accordingly, **THIS ACTION IS MADE FINAL**. See MPEP § 706.07(a). Applicant is reminded of the extension of time policy as set forth in 37 CFR 1.136(a).

A shortened statutory period for reply to this final action is set to expire THREE MONTHS from the mailing date of this action. In the event a first reply is filed within TWO MONTHS of the mailing date of this final action and the advisory action is not mailed until after the end of the THREE-MONTH shortened statutory period, then the shortened statutory period will expire on the date the advisory action is mailed, and any extension fee pursuant to 37 CFR 1.136(a) will be calculated from the mailing date of the advisory action. In no event, however, will the statutory period for reply expire later than SIX MONTHS from the date of this final action.

The prior art made of record and not relied upon is considered pertinent to applicant's disclosure. Reference G is cited as being related to finfet device.

Any inquiry concerning this communication or earlier communications from the examiner should be directed to Samuel A. Gebremariam whose telephone number is (571) 272-1653. The examiner can normally be reached on 8:00am-4:30pm.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's acting supervisor, Steven Loke can be reached on (571) 272-1657. The fax phone

number for the organization where this application or proceeding is assigned is 571-273-8300.

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see http://pair-direct.uspto.gov. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free).

Steve Loke

SAG July 17, 2005